GP-GPU and High Performances Computing

Lecture 5 Parallel Pattern

Course logistic

Information

- → Reset password: https://copass-client.grenet.fr/app.php/simsu/secure/modifypwd/modify_password
- → Using a VPN: <https://intranet.ensimag.grenoble-inp.fr/fr/informatique/vpn-ensimag>
	- On Linux: when nothing change on screen, the process is ready
- → Accessing the GP-GPU: ssh -K <u>[login@vmgpu0xx.ensimag.fr](mailto:login@vpngpu0xx.ensimag.fr)</u>
- → Copying on GP-GPU: scp origin [login@vmgpu0xx.ensimag.fr:](mailto:login@vpngpu0xx.ensimag.fr)target
- \rightarrow Compiling: you need to modify the PATH variable
	- export PATH=\$PATH:/usr/local/cuda/bin

Review of GP-GPU hierarchy

Block grid definition

Masking of GPU memory access times

- \rightarrow a GPU switches from one thread warp to another very quickly
- \rightarrow a GPU masks the latency of its memory accesses by multi-threading

Do not hesitate to create large numbers of small GPU threads

Ex.: to process an array of N elements, you can define:

- \rightarrow Threads dealing with ONE element each
 \rightarrow and a Grid of blocks of N threads in total
- ➔ and a Grid of blocks of *N* threads in total

Or

- ➔ Threads dealing with *n* elements each
- ➔ and a Grid of blocks of *N/n* threads in total

Review processing hierarchy

- \rightarrow Thread block organization: a grid of blocks of threads
- ➔ Streaming multiprocessor (SM): set of cores, cache, schedulers
	- A block is assigned to and executed on a single SM
- \rightarrow Warp: A group of up to 32 threads within a block
	- Threads in a single warp can only run 1 set of instructions at once
	- Performing different tasks can cause warp divergence and affect performance
- \rightarrow Need to overlap warp computation with data loads

Review memory hierarchy

- ➔ Global memory access should be coalesced
- ➔ Shared memory may lead to bank conflicts
- ➔ Local memory and registered are faster than all other memories

Core organization

Each thread in a warp share

- \rightarrow An instruction stream to decode
- \rightarrow An execution context for storage (64kB per thread)
- \rightarrow 8 SIMD functional unit
- **→** One control unit

- \rightarrow Each core can run a group of 32 threads, a warp.
- \rightarrow Warps can be interleaved to run simultaneously (up to 320)
- \rightarrow Up to 10240 threads context can be stored

Divergence

Executing « if...then...else »

➔ Divergences are sources of slow down on SIMD

$(x < 10)$ then $\{ \dots \}$ else $\{ \dots \}$

- \rightarrow Execution within a warp:
	- 1. All threads test the condition $(x < 10)$
	- 2. All threads must execute the then statement do it in parallel
	- 3. All threads must execute the else statement do it in parallel
- \rightarrow Execution time:
	- If all threads execute the **then** statement then: T (condition) + T (then)
	- If all threads execute the **else** statement then: T (condition) + T (else)
	- ◆ If at least one thread execute the **then** statement and one execute the **else** statement then: T(condition) + T(then) + T(else)

Dealing with divergences

Expensive divergence

Every warp will execute **then** followed by **else**

It will lead to slow execution for the block

Reduced cost divergence

In 1D, only a warp will execute **then** followed by **else.**

It will lead to slow execution for the warp only

Introduction to pattern

Patterns

- \rightarrow Think at a higher level than individual CUDA kernels
- \rightarrow Specify what to compute, not how to compute it
- \rightarrow Let programmer worry about algorithm
- \rightarrow Defer pattern implementation to someone else

Common Parallel Computing Scenarios

- \rightarrow Many parallel threads need to generate a single result
	- **Reduce**
- \rightarrow Many parallel threads need to partition data
	- **Split**
- \rightarrow Many parallel threads produce variable output / thread
	- Compact / Expand

Pattern 0: embarrassing parallelism

Simple operation

 \rightarrow Simple copy (with arithmetic) operation

```
// assign device and host memory pointers, and allocate memory in host
int thread_index = threadIdx.x +blockIdx.x *blockDim.x;
while (thread\_index < N) {
 A[thread_index] = sqrt(A[thread_index]);
```
- \rightarrow 2 access to global memory (1 read and 1 write).
- \rightarrow 1 floating point operation.

The computational intensity is 0.5

$C[i] = A[i] + B[i]$

➔ CPU code:

➔ GPU code:

```
int thread_index = threadIdx.x + blockIdx.x * blockDim.x;
if (thread_index < N) \{C[thread\_index] = A[thread\_index] + B[thread\_index];
```
- \rightarrow 3 access to global memory (2 read and 1 write).
- \rightarrow 1 floating point operation.

The computational intensity is 1/3

Pattern 1 : Blocking

Blocking

- \rightarrow Partition data to operate in well-sized blocks
	- Small enough to be staged in shared memory
	- Assign each data partition to a thread block
	- No different from cache blocking!

\rightarrow Provides several performance benefits

- Have enough blocks to keep processors busy
- Working in shared memory cuts memory latency dramatically
- Likely to have coherent access patterns on load/store to shared memory

Blocking scheme: splitting

 \rightarrow Each thread block handle some different data

Blocking scheme: loading

→ Load the subset from global memory to shared memory, using multiple threads to exploit memorylevel parallelism

Blocking scheme: executing

→ Perform the computation on the subset from shared memory

Blocking scheme: writing

 \rightarrow Copy the result from shared memory back to global memory

Blocking (2)

- \rightarrow All CUDA kernels are built this way
	- Blocking may not matter for a particular problem, but you're still forced to think about it
	- Not all kernels require **Leshared_** memory
	- All kernels do require registers

All the parallel patterns in this class will make use of blocking

Pattern 2 : Reduction

Reduction in sequential

 \rightarrow Reduce vector to a single value via an associative operator (+, *, min/max, AND/OR, ...)

```
// reduction via serial iteration
float sum(float *data, int n) {
     float result = 0;
     for(int i = 0; i < n; ++i) {
         result += data[i];
     return result;
```

```
reduce\theta(int *g_idata, int *g_odata, int n)
  unsigned int tidx = blockIdx.x * blockDim.x + threadIdx.x;
  unsigned int i\theta = \text{tidx} * n;
  int sdata = 0;
  g_{\text{odd}}ta[blockIdx.x] = 0;
   // do reduction
  for (unsigned int s = i\theta; s < i\theta + n; s++) {
      sdata += g_idata[s];
   g_odata[blockIdx.x] += sdata;
```

```
reduce\theta(int *g_idata, int *g_odata, int n)
  unsigned int tidx = blockIdx.x * blockDim.x + threadIdx.x;
  unsigned int i\theta = \text{tidx } * n;int sdata = 0;
   // do reduction
  for (unsigned int s = i\theta; s < i\theta + n; s++) {
      sdata += g_idata[s];
   atomicAdd(g_odata[blockIdx.x], sdata);
```


- \rightarrow Strong divergence
- \rightarrow Reduction of more dispersed data in memory
- ➔ Memory accessed are not coalesced
- \rightarrow Active threads are more dispersed
- \rightarrow Activated warps with low number of active threads
- \rightarrow Bank conflicts

```
reduce1(int *g_idata, int *g_odata)
  extern __shared__ int sdata[];
   // load shared mem
  unsigned int tid = threadIdx.x;
  unsigned int i = blockIdx.x * blockDim.x + threadIdx.x;
  sdata[tid] = q_idata[i]; // do reduction in shared mem
  for (unsigned int s = 1; s < blockDim.x / 2; s * = 2) {
     __syncthreads();
   int index = 2 \times s \times tid;
     if (index < blockDim.x) {
      sdata[tid] += sdata[tid + s];if (tid == \theta) q_odata[blockIdx.x] = sdata[\theta];
```


 \bigcap

- \rightarrow Limited divergence
- \rightarrow Reduction of more dispersed data in memory
- ➔ Memory accessed are not coalesced
- \rightarrow Subset of active threads coalesced from thread 0
- \rightarrow Activated warps with low number of active threads

```
reduce2
(int
*g_idata
, int
*g_odata
)
  extern __shared__ int sdata[];
   // load shared mem
unsigned int tid = threadIdx x;
unsigned int i = blockIdx \times *blockDim \times + threadIdx \times; sdata
[tid
]
= g_idata
[
i];
   __syncthreads();
   // do reduction in shared mem
for (int s = 1; s < blockDim.x; s *= 2) {
     __syncthreads();
if (threadIdx x % (2 * s) == 0)\texttt{sdata}[\texttt{tid}] += \texttt{sdata}[\texttt{threadIdx} \cdot \mathsf{x} + \mathsf{s}]; __syncthreads();
  // write result for this block to global mem
if (tid == 0) g_odata[blockIdx x] = sdata[0];
```


- **→** Limited divergence
- ➔ Memory accessed are coalesced
- \rightarrow Subset of active threads coalesced from thread 0

```
reduce3
(int
*g_idata
, int
*g_odata
)
 extern __shared__ int sdata[];
  // load shared mem
unsigned int tid = threadIdx x;
unsigned int i = blockIdx \times *blockDim \times + threadIdx \times; sdata
[tid
]
= g_idata
[
i];
  __syncthreads();
  // do reduction in shared mem
for (unsigned int s = blockDim.x/2; s > 0; s >>= 1) {
     if (tid < s) {
\qquad \qquad sdata[tid] += sdata[tid + s];
 \text{L}syncthreads();
  // write result for this block to global mem
if (tid == 0) g\_odata[blockIdx.x] = sdata[0];
```
Complexity

 \rightarrow Takes **log(N)** parallel steps (step complexity) and each step S performs $\frac{N}{\gamma}$ independent operations

$$
\Rightarrow \quad \text{For } N = 2^D \text{performs} \quad \sum_{S=1}^D 2^{D-S} = N - 1 \quad \text{operations}
$$

- \rightarrow It is work-efficient (i.e. does not perform more operations than a sequential reduction)
- ➔ With **P** threads physically in parallel (P processors), time complexity is O(N/P + log N)
- \rightarrow Compare to O(N) for sequential reduction

Conclusion

Conclusions

Memory patterns

- → Parallel programming make use of patterns to access memory efficiently.
- \rightarrow Patterns should be tuned to specific architectures.

Themes of this class

- ➔ Patterns
- \rightarrow Avoiding memory conflicts